


F16.2




F16.3A

Mode Setup #	ital Control Circuit CPLD Control Registers			CPLD Data Inputs		UART Input	Comments
	Register6(4)	Register6(2)	Register14(3)	GLNK_Tx	GLNK_Rx	UART Rx	
1 (Mode 1)	0	0	1	1	X	=GLNK_Rx	Default Setting
2 (Mode 1)	0	0	7.	0	X	LOGIC 1	Default Setting
3 (Mode 1)	0	0	0	X	X	LOGIC 1	IR Blaster Active
4 (Mode 2)	0	1	0	х	х	=GLNK_Rx	Configuration Test Mode
5 (Mode 3)	1	х .	х	x	Х .	LOGIC 1	DETECTED DEMO PIN

X: don't care if level is logic high or low

F16. 3B






FIG. 5

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

efects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.